Abstract-With increasing emphasis on implantable and portable medical devices, low-power, small-chip-area sensor readout systems realized in lab-on-a-chip (LOC) platforms are gaining more and more importance. The main building blocks of the LOC system include a front-end transducer that generates an electrical signal in response to the presence of an analyte of interest, signal processing electronics to process the signal to comply with a specific transmission protocol, and a low-power transmitter, all realized in a single integrated circuit platform. Low power consumption and compactness of the components are essential requirements of the LOC system. This brief presents a novel charge sensitive pre-amplifier developed in a standard 180-nm CMOS process suitable for implementing in an LOC platform. The pre-amplifier converts the charge generated by a pyroelectric transducer into a voltage signal, which provides a measurement of the temperature variation in biological fluids. The proposed design is capable of providing 0.8-mV/pC gain while consuming only 2.1 µW of power. The pre-amplifier composed of integrated components occupies an area of 0.038 mm 2 .
I. INTRODUCTION

I
N THIS modern era dominated by technological innovation, both hospital and home healthcare have been greatly benefited by the availability of various monitoring devices. These new monitoring techniques are capable of providing more specialized treatments while being safer for the patients at the same time. The lab-on-a-chip (LOC) concept has had a significant impact on the recent advancement of the monitoring devices. This concept is the outcome of multidisciplinary research fields combining the merits of integrated circuits (IC), integrated sensors, and micro electro-mechanical devices on the same chip [1] . Low power consumption, small footprint and resilient measurement capability are some of the characteristics of an LOC that are essential for a continuous monitoring system. Circuits designed for LOC applications therefore have to be power efficient, compact and robust.
Charge amplifiers, being one of the essential building blocks of typical transducer interfacing systems, are employed in a variety of applications such as medical imaging, experiments involving particle physics, micro electrical mechanical systems (MEMS) etc. In particle physics, the study of highenergy particles has been enabled by the advancements in detector electronics where the detector is typically composed of an array of diodes connected to charge amplifiers [2] . These amplifiers are also used in optical systems and motion surveillance application [3] , [4] . In the medical field, charge amplifiers have been used in calorimeters [5] , ballistocardiogram devices [6] and protein crystallography [7] . The variations in the capacitance in MEMS based accelerometers can be measured with a charge amplifier [8] . Some other applications of charge amplifier include Compton telescope [9] , radiation detectors [10] - [12] , data storage [13] , stray capacitance measurement [14] etc. Charge amplifiers with polyvinylidene flouride (PVDF) sensors have been used in tactile sensors [15] , [16] , pyroelectric sensor [17] and pressure sensor [18] . In this brief, we describe a novel charge amplifier structure that is suitable for LOC systems and is specified for low-frequency-operation PVDF transducer interfacing. Compared to conventional structure, it renders lower power consumption, smaller footprint, less sensitivity to transducer dark current and more flexibility. This brief is organized as follow: Section II provides an overview of the PVDF transducer and a review of the conventional low-frequency charge amplifier, Section III introduces the proposed design and explains the concept, Section IV goes over the design procedure with the aid of critical simulation results, Section V presents the test bench and reports some experimental results and Section VI concludes this brief.
II. THE PVDF TRANSDUCER AND
CONVENTIONAL READOUT Polyvinylidene fluoride (PVDF) transducers exhibit pyroelectric properties and promising degree of compatibility with most of the polymeric substrates. A temperature variation modifies the molecular orientation, i.e., the state of equilibrium of the electric dipoles within this pyroelectric material. In a poled PVDF film, a temperature variation gives rise 1549-7747 c 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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to a strong and stable pyroelectric activity that polarizes its two largest surfaces. A notable characteristic of a pyroelectric sensor is that it responds only to the rate of change in temperature unlike other detectors such as thermocouples or thin film resistors, which respond to the absolute temperature. A temperature variation, dT of the PVDF sensor results in a variation of spontaneous polarization that can be acquired as electrical charge. Assuming uniform heating of the PVDF material, the resulting pyroelectric charge can be described by the following equation:
where p Q is the pyroelectric charge coefficient and A is the area of the transducer. If both sides of (1) are integrated, it can be concluded that:
which suggests that a change of charge results in response to a change of temperature. When the transducer surface is perpendicular to the polarization direction, the strongest response can be obtained. The pyroelectric material is characterized by the thermal capacitance C th = c p m and the thermal resistance R th = h/kA. C th represents the thermal energy per unit increase in temperature, R th is the resistance offered by the material to heat flow, c p is the specific heat, m is the transducer mass, k is the thermal conductivity and h is the thickness of the PVDF transducer.
From the thermal point of view, an equivalent circuit to model the pyroelectric element consists of a heat flux generator across a parallel combination of R th and C th [17] . Its response is characterized by the thermal time constant, τ th which denotes the time that the detector needs to respond to a thermal input flux. It can be defined as follows, τ th = R th C th (3) For this brief a PVDF transducer is considered with an area of 10 −6 m 2 and thickness of about 20 µm metallized on both surfaces and coated with graphite and irradiated by an infrared source with a radiant flux of 50 mW centered at 850 nm. Under this condition considering a pulse duration of about 3 ms with a frequency band related to the thermal and electrical time constants (e.g., 10 -49.7 Hz), the PVDF transducer experiences a very small temperature difference of about 350 mK between the two surfaces resulting in a generated current of about 3.5 nA or even greater by adjusting the radiant flux [19] .
A typical configuration to readout the transducer current from the generated charge is presented in Fig. 1 . It includes a gain stage fed back by a combination of R f and C f . The parallel combination of R p and C p represents the loss resistance and static capacitance of the PVDF transducer. The current source represents the transducer signal in response to a temperature change. It typically consists of a DC and an AC part. The DC part is also known as dark current while the AC part represents the signal of interest. If the parasitics are omitted and the amplifier is ideal, the transfer function can be expressed as:
Noticing that if, equation (4) is reduced to,
suggesting an integration operation. It can be rewritten in time domain as:
where V out,0 represents the initial voltage at the output. However, as mentioned before, s is limited by the thermal constant of the PVDF transducer:
Therefore, concatenating (5) and (8),
For a τ th in milliseconds range, if integrated capacitor for current integration is desired, a very large resetting resistor is needed, which is hard to be physically realized on-chip. Although it can possibly be realized by carefully biased active devices [20] , the unpredictability of the resulting pseudo resistance value may cause both offset and settling issues. The proposed design addresses these concerns in an efficient manner without using any sampling method.
III. PROPOSED STRUCTURE The complete schematic of the proposed design is presented in Fig. 2 . It can be perceived as a combination of a current manipulation stage, an integration stage, and a voltage buffer stage. The current manipulation stage is simply a stepdown current mirror in this case. The integration stage consists of a capacitor, a cascode junction and a negative feedback loop. Once the biasing requirements are met, a charge signal at Q in is absorbed by the diode-connected devices and then transferred through the step-down current mirror into the impedance network consisting of the capacitor and the incremental resistance of the cascode junction. The charge signal is then integrated by the on-chip capacitor creating a voltage signal at node V int , which is then buffered by the source follower stage composed of MN8 and MN9.
To comply with a specific transducer, the step-down current mirror is inserted to limit the overall conversion gain to prevent voltage saturation knowing that the integration capacitor should be small to be implemented on-chip. Using the metal-insulator-metal (MIM) capacitor available in the foundry, it is observed that a capacitor of 100 pF occupies an area of about 0.029 mm 2 . Keeping the value fixed for the capacitor at 100 pF, the value for the required resistor is determined accordingly. Based on the time-constant requirement for the application, the resistor value is found to be around 1 G . Large on-chip resistors can be implemented as voltage controlled MOSFET resistors or as MOS-bipolar resistors [20] . 
where V gs,MN1 is determined by the aspect ratio and bias current of MN1 as expected in (12):
where MN1 , and V th,MN1 represent bias current, carrier mobility, aspect ratio and threshold voltage of MN1, respectively. On the other hand, V gs,MN7 is determined by the aspect ratio of MN7, whose drain current is defined by voltage at node V b and resistor value R b , as illustrated in (13):
where μ MN7 , (W/L) MN7 , and V th,MN7 represent the carrier mobility, aspect ratio and threshold voltage of MN7, respectively, if second order effects are neglected. High loop gain is desired at DC or low frequencies to counter process variation. At frequencies close or higher than the charge signal frequency, the loop is disabled by the large off-chip capacitor, C p , such that the high impedance created by the cascode configuration is not attenuated. Quantitatively, the loop gain can be expected by (14):
g ds,MN1 · g ds,MN2 g m,MN2 + g ds,MP1 · g ds,MP2 g m,MP2 + sC 1 (14) which can be rearranged to a two-pole system as (15):
It can be observed that in order to decrease the DC gain to below 0 dB at frequencies close to or higher than the second pole implied by 1/(r pseudo C 1 ), the first pole has to be set at a much lower frequency. To achieve this, large on-chip resistor and very long channel transistor are adopted for R b and MN7.
Adequate phase margin of the loop has to be maintained to limit the ringing of the voltage signal. A series resistor R s can be added to compensate the second pole where
IV. DESIGN POINTS AND SIMULATION RESULTS
A. Biasing Condition
As a rule of thumb, the circuit has to be biased such that the cascode stage is able to provide the pseudo resistance in the desired range. This can be predicted by examining the DC operating points with the help of equation (10) . Additionally, the DC current has to be much greater than the targeting transducer rating current.
B. Stability Analysis
Due to the negative feedback loop and the high-gain nature at DC, sufficient phase margin has to be ensured with stability analysis to prevent ringing. It is also a handy way to visualize the frequency response predicted by (15) . A correctly poleallocated design may give simulated loop gain similar to Fig. 3 .
According to (15) , the first pole is induced by
, the second pole is created by the pseudo resistance and the integration capacitor, which is 1/(r pseudo C 1 ). The two poles have to be arranged carefully so that the loop gain attenuates to 0 dB at or before the second pole. The reason is twofold: the phase margin can be at least 45 degrees even without compensation described by (16) and at signal frequencies, which are at least one decade faster than the second pole, the large pseudo resistance is not attenuated by the loop. 
C. AC Analysis
It is beneficial to run an AC analysis to verify if the pseudo resistance with desired range was indeed created. If impedance amplitude at node V int is probed with and without the presence of C 1 , the resulting simulation result would be close to Fig. 4 .
The two curves reach a peak of about 1.3 G while the impedance without C 1 exhibits larger bandwidth. This is because the impedance is dominated and decreased by C 1 as frequency passes the second pole in (15) . Agreeing with the loop analysis, the impedance is attenuated at low frequencies due to the high DC gain of the loop and only got alleviated as it approaches the second pole. The C 1 -free curve ramps down as frequency further goes up mainly due to the parasitic capacitance at node V int .
D. Noise Analysis
An intuitive way to visualize the output voltage noise of this circuit is to calculate the impedance characteristic at V int and multiply the sum of noise currents at that node. The impedance can be approximated by:
where |A| is the DC gain of the loop, which can be found in the numerator of (15) . By examining (17) , the first term describes the low-pass filtration behavior by the parallel connection, and the second term exhibits the high-pass filtration due to the DC regulation. The resulting output noise voltage should be,
where i 2 tot,n represents the total noise current density at the output node. This is most likely to be dominated by the flicker noise components of MN1 and MP1 for this application. Although the current attenuation stage will hurt the overall SNR, the signal current is high enough to generate large voltage swing at operating frequencies which overwhelms the noise.
V. MEASUREMENT RESULTS
The chip is fabricated in 180-nm standard CMOS process and the micrograph is shown in Fig. 5 where the proposed charge amplifier is situated inside the small rectangle. The circuit occupies an area of 209 µm × 184 µm.
The functionality is verified with the test bench setup as shown in Fig. 6 . The sensor is modeled by a voltage-to-current converter composed of M1, A1 and R1, so that the current pulse can be easily obtained from a function generator. This configuration leads to huge amount of DC current due to the offset of A1 and the function generator, which happened to mimic the dark current of the transducer. Fig. 7 shows the output response to a 5-ms current pulse, which exhibits a clear integration function.
Since the signal charge amount is high, regression analysis is performed in Fig. 8 to examine the linearity. The charge amount is controlled by varying the amplitude of the current pulse with fixed width. It suggests a linearity of <0.01% and a conversion gain of 0.8 mV/pC. various performance metrics of the proposed charge sensitive pre-amplifier to the state of the art technology.
VI. CONCLUSION
The proposed charge sensitive pre-amplifier demonstrates a novel approach towards designing a readout circuit for measuring temperature variations in biological fluids. The main challenge in this application was to accommodate for the low frequency measurements where the time constants are in the order of a few milliseconds. The large resetting resistance is realized by the incremental resistance of a MOSFET cascode stage, whose DC bias point is regulated by a pole-zero controlled feedback loop. The low power consumption, ease of input charge scaling and extensive tolerance to dark current are appealing factors of the design. The proposed concept of implementing open-loop charge-scalable low-power charge sensitive pre-amplifier that is suitable for LOC systems is validated by measurement results.
